The influence of InAs orientations and high-k oxide deposition conditions on the electrical and structural quality of Au/W/Al 2 O 3 /InAs metal-oxide-semiconductor capacitors was investigated using capacitance-voltage (C-V) and x-ray photoemission spectroscopy techniques. The results suggest that the interface traps around the conduction band edge are correlated to the As-oxide amount, while less to those of As-As bonds and In-oxides. The quality of the deposited Al oxide determines the border trap density, hence the capacitance frequency dispersion. The comparison of different processing conditions is discussed, favoring a 350 C high-k oxide deposition on (111)B substrates followed by an annealing procedure at 400 C. III-V semiconductors with high-k dielectrics are attracting increasing interest for high-speed and low power electronics. Besides the well studied GaAs, a growing attention has in recent years been paid to the other materials of the III-V family such as the binary InAs which exhibits superior transport properties. 1 The quality of the oxide layer and the semiconductor oxide interface is of crucial importance for the device performance 2 targeting good subthreshold characteristics, high transconductances, and the large drive-current. The presence of the native oxides is believed to generally degrade the electrical properties of the gate dielectrics. [3] [4] [5] [6] [7] Although much effort in recent years has been made to study the electrical properties 2, 7 and the amount of different native oxides 8, 9 using C-V and x-ray photoemission spectroscopy (XPS) measurements, further studies related to the influence of the InAs orientation and high-k deposition conditions on the metal-oxide-semiconductor (MOS) performance are required. In particular, studies on (111)B-oriented substrates are important as it has been identified that the In-oxides are less effectively reduced, which makes As-terminated surfaces attractive. Furthermore, they serve as an important reference for zincblende InAs nanowires 10, 11 grown by the vapor-liquid-solid (VLS) method, where (111) microfacets are found to dominate the surface.
In this work, we combine electrical measurements with XPS characterization to study metal/Al 2 O 3 /InAs MOS capacitors with different InAs orientations and oxide deposition temperatures. The results indicate that the interface traps around the conduction band edge are correlated to the amount of AsO x , and generally a lower amount of interfacial oxides leads to a lower interface trap density D it . The effectiveness of the In-oxide reduction at various temperatures is also found to depend on the surface termination, but only very weakly on the deposition temperature. Meanwhile, an additional annealing at 400 C in the forming gas is found to suppress the amount of interface traps. The results also show that the border traps 12,13 mainly reside inside the Al oxide and can be reduced by using lower deposition temperatures and higher annealing temperatures.
MOS capacitors were fabricated on InAs substrates with two different orientations (100) and (111) C, 250 C, and 350 C in a Cambridge Nanotech Savannah-100 ALD chamber starting with a Al-pulse. W/Au contacts were fabricated by sputtering combined with optical lithography and followed by dry/wet etching of the metals. The electrical properties were measured at room and liquid nitrogen temperatures 7 using a Keithley 4200 parameter analyzer and a 4294 A impedance analyzer. The interface properties of reference samples with 24 cycles of Al 2 O 3 were measured using XPS at beam-line I311 of the MAX-II synchrotron. (100) and (111)B samples with different deposition conditions. For both cases, a stronger C-V modulation is observed for increasing the deposition temperature. To quantify these trends, the D it levels were extracted using a low frequency fitting method 14 from the 1 kHz data at room temperature and conductance measurements at T ¼ 77 K.
The extracted values are shown in Figure 2 . For trap levels around the conduction band edge, the D it levels are seen to decrease with increasing the deposition temperature, with a stronger reduction for the (111) 16 in the conductance method used, and that the defect densities extracted from the C-V curves are a mixture of interface and border traps.
In order to reveal the cause for the different D it values, we used XPS to characterize the interface. Figure 3(a) shows different components of the fitted As 3d spectra (In 3d spectra not shown), from which the native oxide thickness is extracted (d). The In-oxide is found to dominate the native oxide layer in agreement with a previous study, 8 which may explain the preference for the As-terminated (111)B-surface for the MOS capacitors. The amount of In-oxides after ALD deposition is essentially independent of the ALD temperature, but lower for the (111)B sample. The As-oxides decrease with increasing the temperature for both (100) and (111)B, to levels below the detection limit ($ 2 Â 10 13 cm À2 ) at T ¼ 350 C. Interestingly, the amount of As-oxides after ALD depositing is lower for the As-rich (111)B surface, as compared with (100) substrates. There are also substantial amount of As-As bonds (>10 13 cm À2 ), with a slightly lower level for (100) at T ¼ 200 C and with similar levels for both (100) and (111)B at T ¼ 350 C, a trend that is inconsistent with the C-V data. The high and constant D it at the valence band edge could be related to In-oxides or to As-As bonds or As dangling bonds as suggested in Refs. 5 and 6, since the amount of As-As as well as InO x seems to be fairly independent of the temperature. Our data thus seem to indicate that the D it around E c is mainly correlated to the amount of AsO x that is decreasing for both orientations and with lower values for (111)B. Unlike GaAs MOS systems 3, 4 where Gadangling bond and As-As dimer induced states are generally present near the conduction band edge and the midgap, the narrower InAs band gap may move those states far into the conduction band. 5, 6 The rise of D it after 0.2 eV hence could be correlated with those defect amounts. Besides, Ga 2 O 3 induced states are also found near the valence band edge for GaAs, which is similar to the InAs case.
From the XPS data, we also looked for energy shifts between the (100) and (111)B samples to quantify the flat-band shift. For deposition at low temperatures, the shift is found to be negligible, but as the temperature increases, the magnitude of the shift increases and a value of 90 meV is measured for the 350 C deposition. This compares well with the data obtained from the low-f D it fitting, where the (111)B sample has a $70 meV larger surface potential as compared with the (100), for the T ¼ 350 C case. The amount of border traps is studied by measuring the frequency dispersion of the accumulation capacitance as shown in Figure 4 . No clear orientation dependence is found, which is consistent with the expectation that the border traps are located mainly inside the Al 2 O 3 film. The measured dispersion for both orientations generally increases with the deposition temperature, differing from the trends of both the As-and In-oxides shown in Figure 3 . This supports the assumption that the effect is caused by defects deeper in the oxide rather than at the interface. In addition, the frequency dispersion is found to be suppressed by decreasing the measurement temperature, 13 possibly due to a reduction in the thermally assisted tunneling to higher lying trap states. 12 In conclusion, we have studied the influence of the InAs orientation and high-k oxide deposition conditions on the MOS electrical performance. We find that the (111)B samples generally show lower D it than the (100) samples and that the interface defect properties are improved upon annealing at 400 C. The XPS studies further indicate a reduction of AsO x with increasing the ALD deposition temperature, whereas InO x and As-As are relatively unaffected. In addition, the quality of the Al oxide layer dominates the border trap amount. 
